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的可选预测模式为所有的帧内 4 × 4预测模式。 
(3) 针对帧内 4 × 4预测算法，为了提高预测速度，减少计算冗余，提出了






































Video has a wide range of applications in the field of mobile communication and 
digital TV for its intuitive and efficient, so that video technology has become a 
research hotspot in recent years. As a kind of video technology，video compression 
technology has greatly promoted the application of high definition video in real time 
transmission and storage. H.264 is currently the most widely used compression 
standard.Compared to the previous standards, H.264 standard adopts some new 
technologies which greatly improved the compression performance. But complexity 
of algorithm and strong data dependence of H.264 intra coding makes the encoding 
process consume a large amount of time, which greatly hindered the application of 
H.264 in real-time communication. Hardware structure model with its high 
parallelism has more advantages in speed compared software model, so that the 
research and design of hardware structure of H.264 intra encoder has a wonderful 
application prospect and research value. 
Firstly, we introduce the development process of video compression standard and 
the researches on the design of H.264 intra coding hardware structure and point out 
optimization methods which are used in previous works. Then according to the order 
from the whole to the part, we introduce the compression standard and its algorithms, 
and put forward relevant optimization methods. The structure of each module of the 
encoder and the encoder is designed and implemented with VHDL, and the 
verification and synthesis are completed. The main innovative points of this paper and 
the results reflected in the following: 
(1) According to block dependent characteristics of the H.264 intra 4 × 4 
prediction, we propose a multi-pipelined method to improve encoding speed. It 
contains the pipeline of macro block level, block level and algorithm level. Needs to 
pointed out is that we adjust the block scanning order to meet the block dependence. 
(2) According to adjusted block scanning order, we propose a new block 

















reconstructed pixels are available for prediction. As a result, more 4 × 4 modes are 
available for some blocks. 
(3)According to intra 4 × 4 prediction algorithm, we propose a method of 
parallel processing 9 prediction modes. It designs all formulas used in 4 × 4 prediction 
as a whole, parallel processing 9 prediction modes with its corresponding 16 
pixels ,sharing the same calculation part for different formulas.  
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